

COMPLETE PROTOCOL TEST SOLUTIONS

LeCroy, a worldwide leader in serial data test solutions, creates advanced instruments that drive product innovation by quickly measuring, analyzing, and verifying complex electronic signals. With systems available for both physical and protocol layer testing, LeCroy offers a comprehensive solution to meet the high demands of PCI Express devices and software.

LeCroy's commitment and leadership in protocol test for PCI Express has been clearly demonstrated with our impressive list of "industry firsts", which include the first Gen1 x16 analyzer, the first Gen2 x16 analyzer and both the first Gen3 x16 analyzer and exerciser.



PCI Express Analyzer and Test Solutions

The LeCroy PCI Express analysis and test systems provide users with accurate, reliable and scalable tools to help with performance measurements and real time monitoring for development and test.

With a wide range of hardware platforms, field upgradeable firmware for protocol updates, and the industry's largest assortment of probes and interposers, these systems can evolve as your protocol analysis needs change. The PCI Express solutions include protocol analyzers and exercisers, and support lane widths from single lane to x16 and data rates of 2.5 GT/s to 8 GT/s.

Analyzers for Every Speed and Lane Width

Analyzer solutions start from the low cost portable Edge T1-4 to the advanced Summit T3-16 analyzer, LeCroy's fifth generation analyzer, which includes the latest in PCIe 3.0 analysis features.

Exercisers for Every Need

The PCI Express exercisers assist with generating PCI Express transactions, observing behavior, and performing both stress testing and compliance testing. It provides extensive root complex or end point emulation capabilities.

As complete solutions, both the Summit analyzers and Summit exerciser products, or the PETracer/Trainer™ systems, give you the unique ability to record (capture) live traffic, modify the traffic, and then playback the exact data stream, or "script," using the exerciser.

Connectivity— Probes and Interposers

Without the right connectivity to your application even the most powerful analyzer is rendered ineffective. LeCroy analyzers have the largest assortment of PCI Express probes and interposers of any analyzer vendor. The interposer probes give you high-fidelity, non-intrusive taps to

SimPASS™ PE

Analyze simulation results files with the power of a protocol analyzer!

ANALYZERS	Summit T3-16	Summit T2-16	PETracer ML	Edge T1-4
Speed	Up to 8 GT/s	Up to 5 GT/s	Up to 2.5 GT/s	Up to 2.5 GT/s
Lanes	x1 to x16	x1 to x16	x1 to x8	x1 to x4

ANALYZERS, EXERCISERS AND COMPLIANCE TEST



Summit Z2-16



PETracer/Trainer ML



Edge T1-4

TAP3
Transparent Acquisition
Probing Technology

capture the signals between a system board and an add-in card. Mid-bus and multi-lead probes allow you to capture inter-chip signaling within a PCI Express board, through either a header connection or a probe tip.

Powerful Display Views Allow for Easy Analysis of Protocol Traffic

LeCroy's analysis software gives you a variety of powerful tools for analyzing and displaying traffic. The software makes it easy for you to view all elements of a transaction, even if they are spread over several different physical links—helping you understand traffic flow and ensure



The Summit Z3-16 Exerciser acts as its own target emulator, and supports host emulation through an optional test platform.

devices are behaving correctly at the protocol level

Unfiltered PCI Express traffic contains tens of thousands of packets, which can make it extremely difficult for you to discover and analyze errors within the data. Within the CATC Trace™ software display, you can preserve the detail, but also have an easy way to view the traffic hierarchically.

For instance, you can:

- Push a button and get a listing of all protocol errors in a trace. All errors are hyperlinked to the trace for further analysis.
- Change protocol views with the push of a button to examine data link layer packets and transaction layer packets to verify correct ACK/NAK and completion TLP handshaking. Packets are shown with pertinent information such as packet number, direction of flow, header, flow control status, time stamp, data, ACK/NAK, and other packet level information.

PROBES

Max Speed

Lanes

PROBES	Max Speed	Lanes
Active Interposer	8 GT/s	x1-x16
Passive Interposer	5 GT/s	x1-x16
Mid-bus Full- and Half-Size Module	8 GT/s	x1-x16
Multi-lead (solder down)	5 GT/s	x1-x16
AMC	2.5 GT/s	x1-x8
XMC	5 GT/s	x1-x8
ExpressCard	2.5 GT/s	x1
ExpressModule	2.5 GT/s	x1-x8
HP BladeSystem Module	5 GT/s	x1-x8
MiniCard	5 GT/s	x1
VPX	5 GT/s	x1-x8
External Cable Interposer	5 GT/s	x1-x8

- With another button, quickly decode down to the packet layer to show detailed information of the devices involved, device IDs, types of commands, and performance data.



LeCroy is an active member of major standards and industry groups committed to the success of the PCI Express Standard




EXERCISERS	Summit Z3-16	Summit Z2-16	PETrainer ML
Speed	Up to 8 GT/s	Up to 5 GT/s	Up to 2.5 GT/s
Lanes	x1 to x16	x1 to x16	x1 to x4
Scratchpad Script Memory (Device Emul.)	1 GB	1 GB	2 GB
Emulation	Host & Device	Host & Device	Host & Device



Although the CATC Trace display is ideal for showing traffic at the logical level, it is often necessary to drill down to the byte level and see traffic across multiple lanes on a common timescale. The software allows you to easily see the low level primitives and data structures.

Multiple data display formats allow you to see into every aspect of the data traffic, including trace views and LTSSM state views, complete with tool tips to explain details of each field and the ability to "drill down" through protocol layers to track errors to their source.



Transaction Layer View

Link Layer View

Data Flow View

LTSSM View

FC-NP	VC ID	HdrFC	DataFC
	0	-4	1

Special flow control information to allow you to track flow control

The screenshot displays the CATC Trace software interface with several views and annotations:

- Transaction Layer View:** Shows a grid of transaction data with columns for Split Tra, R, Cfg, RequestID, and Cfg.
- Link Layer View:** Shows a grid of link transaction data with columns for Link Tra, R, TLP, Cfg, and CfgID.
- Data Flow View:** Shows a grid of data flow data with columns for Packet, Dir, Type, Handshake, and Address.
- Chronological View:** Shows a detailed view of packets with columns for Packet, Dir, Type, Message, RequestID, Tag, DeviceID, Register, VC ID, and Data.
- Traffic Summary:** A window showing a list of errors and their counts. For example, 'TLP: Length Error (not 1)' has 16 upstream and 17 downstream errors.
- Link Tracker View:** Shows a detailed view of a packet's structure, including headers, data, and trailers.

Annotations on the left side of the screenshot include:


- "Packets grouped and shown in logical order" pointing to a group of packets in the Chronological View.
- "Automatically decodes TLP, DLLP's, and primitive packets" pointing to a packet in the Chronological View.
- "Indicates data rate (Gen1, Gen2 or Gen3)" pointing to a packet in the Chronological View.
- "Shows traffic direction" pointing to a packet in the Chronological View.

The intuitive CATC Trace™ decodes and displays PCI Express packets with color-coded fields

Link Tracker View

View by direction

Displays protocol errors



Training sequences show color-coded views of data rates and TS1/TS2

High level packet display

Start token TLP packet

Start token DLLP packet

Fast locking on each lane

Modify skew, polarity and scrambling

BitTracer™ Logic Analyzer Views

Powerful Triggering and Filtering

As the debugging process evolves and moves from prototypes to system level testing, triggering becomes more important since problems from linking devices are increasingly intermittent. The software provides the ability to select simple triggers on typical events, such as errors, link conditions, TLP headers, DLLP packets, breakout board data, or payload data. Triggers can be set up on almost any sequence of events possible; it supports up to 32 levels or sequential states. It also allows you to isolate the important part of the traffic stream, and when you open the trace, it jumps right to that portion.

Comprehensive Traffic Reports and Summaries

Our PCI Express solutions are more than just data recorders. The real value is in the analysis of the data. The software presents real time statistics, including link utilization, data payload throughput, and data packet count. It also generates detailed reports that provide statistics on the occurrence of errors and packets, and counts events for the link transactions and split transactions in the trace. You can evaluate these metrics at a glance or use them to navigate through the recording. The traffic summary can be printed or saved to text with a single keystroke

Search Results Quickly

The advanced search features in the software help you quickly find what

you want. By using the ZeroTime™ Search, you can select fields right from the drop down menu, such as Go To Trigger or Event, or directly to a specific marker or time stamp in the trace. The Go To feature provides a simple way to search for PCI Express specific items within the trace, such as packets or specific link transactions. The advanced Find lets you search on specific PCI Express parameters such as the TLP Type—Memory Write (32-bit). Using the Find dialog, you can choose your selection criteria and isolate the data you seek.

BitTracer Logic Display

The BitTracer option provides a physical layer traffic view, similar to a logic analyzer, combining the advantages of a protocol analyzer with those of a logic analyzer.

EXERCISERS AND COMPLIANCE TEST

Advanced Exercisers for PCI Express Traffic Generation

LeCroy's Summit Z3-16, Summit Z2-16 and PE *Trainer* ML exercisers are capable of generating and responding to all types of PCI Express transactions, including both host and device emulation. The powerful scripting language allows for the creation of TLPs and DLLPs. ACK's and NAK's can be automatically generated under your control, or inject CRC errors, and violate flow control credits and other types of errors. You can create test scripts by exporting traffic from a trace file captured with a Summit or PE *Tracer* analyzer. The exported script can then be modified to generate different test cases, insert errors or create loop tests. The point and click capability of the script editor makes modifying or creating scripts from scratch simple. The powerful scripting language allows for a link training script to be created with just 3 simple commands.

Compliance Testing


LeCroy offers an integrated and automated compliance testing system, including the Protocol Test Card, approved by the PCI-SIG® as a standard tool for compliance testing for developers working with the PCI Express 2.0 specification.

Automation Test Tool

When using an analyzer in combination with an exerciser, the


Traffic Generation

Select tests to run



Compliance Testing

exerciser generates traffic to test the DUT and the analyzer captures the ensuing exchange of communication. Programs invoked within the analyzer using its powerful Verification Scripting Engine (VSE) review the captured trace and compare what happened against the protocol's specifications. The automated system will report back with a pass or fail. After the tests are complete, double-click on a test name within the application dialog to bring up the captured trace so problems can be analyzed. Tests may be run repeatedly with test logs automatically saved. Create your own VSE scripts for evaluating traces. Provided tests include those for the link and transaction layers.



Script commands list values for all the parameters currently defined in the command

All the commands and parameters are highlighted in blue and all predefined values and modifiers are highlighted in brown

Checklist of tests running

Test results



Protocol Test Card: Selected by the PCI-SIG as an official test tool for PCI Express 2.0 at PCI-SIG workshops

A Comprehensive Solution

LeCroy's PCI Express solutions provide you with advanced features necessary to ease the development and deployment of PCI Express devices and software. At every level, you have the ability to drill deeper into the data, to get additional information about the traffic or even the protocol itself.

Let LeCroy's Serial Data Solutions peel back the layers of PCI Express to solve your test and verification challenges.

Summit Product Family

Host Requirements	Windows® XP, Vista® or Windows 7; 1GHz CPU or greater; 1GB of RAM or greater; USB port or 10/100 Ethernet			
Power Requirements	100-240 VAC, 47-63 Hz (universal input), 480 W maximum			
	Summit T3-16 Analyzer	Summit Z3-16 Exerciser	Summit T2-16 Analyzer	Summit Z2-16 Exerciser
Recording Memory Size	8 GB for trace capture, timing and control information	1 GB trace generation, 1 GB device memory emulation	8 GB for trace capture, timing and control information	1 GB trace generation, 1 GB device memory emulation
Rear Panel Connectors (PCB Connectors for Summit Z3-16)	AC Power, Expansion card slot	12V DC power, x16 PCIe® edge connector, Ext. trigger IN/OUT, Ethernet, USB 2.0 "B" connector	AC Power, Ext. trigger (TRIG IN/OUT, BNC), USB host connections, breakout board data input, Ethernet	AC Power, Ext. trigger (TRIG IN/OUT, BNC), USB host connections, breakout board data input, Ethernet
Front Panel Connectors,	Four iPass connectors, Trigger IN/OUT, USB 2.0, Ethernet		Four iPass connectors, Ref Clock IN	Four iPass connectors, Ref Clock IN/OUT
Front Panel Indicators (PCB LEDs for Summit Z3-16)	1" x 3" Display, Record, Trigger and Status LEDs	32 status LEDs (TX/RX for each channel), 4 data rate LEDs	1" x 3" Display, Record, Trigger and Status LEDs	1" x 3" Display, Link Speed, Link State and Status LEDs
Front Panel Controls	Power ON/OFF, Menu Navigation Buttons, Manual Trigger		Power ON/OFF, Menu Navigation Buttons, Manual Trigger	Power ON/OFF, Menu Navigation Buttons, Manual Action Button
Dimensions	15.5" x 14.3" x 5.4" (39.2 x 36.3 x 13.7 cm)	6.6" x 5.25" (16.8 x 13.3 cm)	15.9" x 15.2" x 3.8" (40.1 x 38.6 x 9.6 cm)	15.9" x 15.2" x 3.8" (40.1 x 38.6 x 9.6 cm)
Weight	17 lbs (7.7 Kg)	0.9 lbs (0.4 Kg)	18 lbs (8.2 Kg)	18 lbs (8.2 Kg)

PETracer Product Family

PETracer/Trainer ML

Host Requirements	Windows XP, Vista or Windows 7; 1GHz CPU or greater; 1GB of RAM or greater; USB port
Recording Memory Size	2 GB for trace capture, timing, and control information
Power Requirements	90–254 VAC, 47–63 Hz (universal input), 150 W maximum
Connectors	AC power, external trigger (TRIG IN/OUT, BNC), USB host computer connection, breakout board data output connection
Power (PWR)	Lights when power is on
Status (STATUS)	Lights during power up of platform; Blinks if self-test fails
Manual Trigger Switch	Forces a trigger event when pressed
Dimensions	12.2" x 12.2" x 3.5" (31.1 x 31.1 x 8.9 cm), Net Weight 7.5 lbs. (3.4 kg.)

Edge Product Family

Edge T1-4 Analyzer

Host Requirements	Windows XP, Vista or Windows 7; 1GHz CPU or greater; 1GB of RAM or greater; USB port
Recording Memory Size	2 GB for trace capture, timing, and control information
Power Requirements	90–254 VAC, 47–63 Hz (universal input), 150 W maximum (external AC/DC Supply)
Connectors	DC Power, USB Host Computer connector, integrated interposer with x16 slot connector
Dimensions	8.5" x 7.5" x 1" (22 x 19 x 2.5 cm), Net Weight 1 lb. (0.45 kg.)

Environmental Specifications

Common to All Systems

Temperature: Operating	32 °F to 131 °F (0 °C to 55 °C)
Temperature: Non-Operating	-4 °F to 176 °F (-20 °C to 80 °C)
Humidity: Operating	10% to 90% RH (non-condensing)

FEATURES	BENEFITS
Powerful and Intuitive CATC Trace	Faster interpretation and debug of PCI Express Traffic.
Extensive Decoding	Understand the protocol with accurate, decoding of TLPs (Transaction Layer Packets), DLLPs (Data Link Layer Packets), and all Primitives..
Advanced Triggering/Filtering	Find errors fast by isolating important traffic, specific errors, or data patterns. Understand transactions by removing non-essential fields from the trace.
Intelligent Reporting	Quickly identify and track error rates, abnormal link or timing conditions, display configuration space, and protocol specification details.
Dword to Transaction Level Viewer	See and understand Symbol, Packet, Link, and Split Transaction protocol levels.
Monitoring and Link Utilization	Troubleshoot throughput, link utilization, and bandwidth issues.
IO Virtualization	Decode multi-root TLP/DLLPs and single-root configuration space to verify PCI Express functionality and operation.
LTSSM View	View and navigate link states through an abstracted state diagram interface.
Flow Control View	View flow control credits between devices to verify proper performance.
Protocol Test Card Option	Prepare for passing the official PCI-SIG@protocol compliance test.
BitTracer™ Option (1)	Records the bytes as they come across the link. Allows debugging of PHY layer problems. Gives protocol analyzer both a logic analyzer format and decoded protocol analyzer format.
Auto Sense Link	Analyzes all traffic negotiation between two devices of different lane widths.
Lane Swizzling (1)	Accommodates unique board layout Mid-bus pads.
Bifurcated Lane Support (1)	Supports multilink operations where ports are bifurcated into narrower links.
Deep Buffer Recording Capability	Capture long recording sessions for analysis.
TAP³ (Transparent Acquisition Probing Technology)	Insures accurate data acquisition at data rates up to 8 GT/s for lane widths from x1 to x16.
High Speed USB Port	No complicated setup required.
Downloadable Trace Viewer	Share and annotate trace recordings within a team.
13 Month Warranty	Protect your investment.

(1) Summit T3-16 and T2-16 Systems only.

ProtoSync PE



View Gen3 protocol precursor, cursor and post-cursor coefficients. Then see how they affect electrical characteristics of the signal.

ORDERING INFORMATION

Product Description	Product Code
Summit T3-16 Analyzer	
Summit T3-16 Gen3 x16 Analyzer	PE050AAA-X
Summit T3-16 Gen3 x8 Analyzer	PE051AAA-X
Summit Z3-16 Exerciser	
Summit Z3-16 Gen3 x16 Exerciser (Device Emulation)	PE050AGA-X
Summit Z3-16 Gen3 x16 Test Platform (used for host emulation)	PE050UEA-X
Summit T2-16 Analyzer	
Summit T2-16 Gen2 x16 Analyzer	PE030AAA-X
Summit T2-16 Gen2 x8 Analyzer	PE031AAA-X
Summit T2-16 Gen2 x4 Analyzer	PE028AAA-X
Summit Z2-16 Exerciser	
Summit Z2-16 Gen2 x16 Exerciser (Device Emulation)	PE027AGA-X
Summit Z2-16 Gen2 x16 Exerciser (Host Emulation)	PE028AGA-X
Summit Z2-8 Gen2 x8 Exerciser (Device Emulation)	PE025AGA-X
Summit Z2-8 Gen2 x8 Exerciser (Host Emulation)	PE026AGA-X

Product Description	Product Code
Protocol Test Card	
Protocol Test Card for PCI Express	PE020AGA-X
PETracer ML Protocol Analyzer	
PETracer ML x8 Analyzer	PE001AAE-X
PETracer ML x4 Analyzer	PE002AAC-X
PETracer ML x1 Analyzer	PE021SUA-X
Edge T1-4 Analyzer	
Edge T1-4 (licensed as a x4 analyzer)	PE019AAA-X
Edge T1-4 (licensed as a x1 analyzer)	PE017AAA-X
Interposers and Probes (see probe datasheet for a complete list)	
Gen3 x16 Interposer	PE043UIA-X
Gen3 x8 Interposer	PE044UIA-X
Gen2 x16 Active and Passive Interposer Kit	PE026UIA-X
Gen3 x8 MidBus Probe Kit (two kits required for x16)	PE050ACA-X
Gen2 x8 MidBus Probe Kit (two kits required for x16)	PE017ACA-X
Gen2 x16 Multi-lead Probe Kit	PE022ACA-X